Home
News
PI & Lab Director
Research
Projects
Publications
Talks
Courses
Sponsors
Contact & Openings
memory parallelism
A case for small row buffers in non-volatile main memories
DRAM-based main memories have read operations that destroy the read data, and as a result, must buffer large amounts of data on each array access to keep chip costs low. Unfortunately, system-level trends such as increased memory contention in …
Cite
×