Home
News
PI & Lab Director
Research
Projects
Publications
Talks
Courses
Sponsors
Contact & Openings
very large scale integration
Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance
A generic and reconfigurable test paradigm using Low-cost integrated Poly-Si TFTs
Cite
×