Home
News
PI & Lab Director
Research
Projects
Publications
Talks
Courses
Sponsors
Contact & Openings
circuit synthesis
Variation-tolerant Spin-Torque Transfer (STT) MRAM array for yield enhancement
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
(Acceptance Rate: underline39%, 74 out of 192)
Novel Variation-Aware Circuit Design of Scaled LTPS TFT for Ultra low Power, Low-Cost Applications
Cite
×