Home
News
PI & Lab Director
Research
Projects
Publications
Talks
Courses
Sponsors
Contact & Openings
delay
Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance
Variation Estimation and Compensation Technique in Scaled LTPS TFT Circuits for Low-Power Low-Cost Applications
Variable-latency adder (VL-adder): new arithmetic circuit design practice to overcome NBTI
(Acceptance Rate: underline39%, 74 out of 192)
Cite
×