Variable-Latency Adder (VL-Adder) Designs for Low Power and NBTI Tolerance

Publication
IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 18, (11), 1621–1624